[1]
“PERFORMANCE ANALYSIS OF WATERMARKING APPROACH FOR VLSI DESIGN INTELLECTUAL PROPERTY PROTECTION”, JAC, vol. 12, no. 20, pp. 5209–5214, Dec. 2016, doi: 10.24297/jac.v12i20.357.