1.
EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER. IJCT [Internet]. 2014 Jan. 30 [cited 2024 Dec. 25];12(5):3452-63. Available from: https://rajpub.com/index.php/ijct/article/view/2915