A S AA. A Cost Effective DVI interface on Virtex-5 FPGA Through Verilog HDL. IJCT [Internet]. 2014 Apr. 12 [cited 2024 Nov. 23];13(2):4230-6. Available from: https://rajpub.com/index.php/ijct/article/view/2905