1.
Sathish S, Lakshminarayana C. Low Power/ High Speed Design in VLSI with the application of Pipelining and Parallel processing. IJCT [Internet]. 2012 Jun. 30 [cited 2024 Dec. 21];2(3):96-101. Available from: https://rajpub.com/index.php/ijct/article/view/2699