Jain, Shivkaran, and Arun Kr. Chatterjee. “Nand Gate Architectures for Memory Decoder”. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY 7, no. 2 (June 5, 2013): 610–614. Accessed November 22, 2024. https://rajpub.com/index.php/ijct/article/view/3464.