Jain, S., and A. K. Chatterjee. “Nand Gate Architectures for Memory Decoder”. INTERNATIONAL JOURNAL OF COMPUTERS &Amp; TECHNOLOGY, vol. 7, no. 2, June 2013, pp. 610-4, doi:10.24297/ijct.v7i2.3464.