“EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER”. INTERNATIONAL JOURNAL OF COMPUTERS &Amp; TECHNOLOGY, vol. 12, no. 5, Jan. 2014, pp. 3452-63, doi:10.24297/ijct.v12i5.2915.