“EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER”. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY, vol. 12, no. 5, Jan. 2014, pp. 3452-63, https://doi.org/10.24297/ijct.v12i5.2915.