[1]
A. Vancea, M. Ciaca, and M. Avornicului, “Loop Structures Optimization and Reordering for Efficient Parallel Processing”, IJCT, vol. 15, no. 1, pp. 6379–6393, Sep. 2015.