S. Jain and A. K. Chatterjee, “Nand gate architectures for memory decoder”, IJCT, vol. 7, no. 2, pp. 610–614, Jun. 2013.