[1]
“EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER”,
IJCT
, vol. 12, no. 5, pp. 3452–3463, Jan. 2014.