A. A. A S, “A Cost Effective DVI interface on Virtex-5 FPGA Through Verilog HDL”, IJCT, vol. 13, no. 2, pp. 4230–4236, Apr. 2014.