S. Sathish and C. Lakshminarayana, “Low Power/ High Speed Design in VLSI with the application of Pipelining and Parallel processing”, IJCT, vol. 2, no. 3, pp. 96–101, Jun. 2012.