“Nand gate architectures for memory decoder”, IJCT, vol. 7, no. 2, pp. 610–614, Jun. 2013, doi: 10.24297/ijct.v7i2.3464.