[1]
“A Novel VLSI Architecture for SPHIT Encoder”, IJCT, vol. 10, no. 4, pp. 1522–1530, Aug. 2013, doi: 10.24297/ijct.v10i4.3252.