“EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER”, IJCT, vol. 12, no. 5, pp. 3452–3463, Jan. 2014, doi: 10.24297/ijct.v12i5.2915.