“Nand gate architectures for memory decoder” (2013) INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY, 7(2), pp. 610–614. doi:10.24297/ijct.v7i2.3464.