Jain, Shivkaran, and Arun Kr. Chatterjee. 2013. “Nand Gate Architectures for Memory Decoder”. INTERNATIONAL JOURNAL OF COMPUTERS &Amp; TECHNOLOGY 7 (2):610-14. https://doi.org/10.24297/ijct.v7i2.3464.