“Nand Gate Architectures for Memory Decoder”. 2013. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY 7 (2): 610-14. https://doi.org/10.24297/ijct.v7i2.3464.