A S, A. A. A Cost Effective DVI interface on Virtex-5 FPGA Through Verilog HDL. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY, [S. l.], v. 13, n. 2, p. 4230–4236, 2014. DOI: 10.24297/ijct.v13i2.2905. Disponível em: https://rajpub.com/index.php/ijct/article/view/2905. Acesso em: 20 apr. 2024.