Jain, S., & Chatterjee, A. K. (2013). Nand gate architectures for memory decoder. INTERNATIONAL JOURNAL OF COMPUTERS &Amp; TECHNOLOGY, 7(2), 610–614. https://doi.org/10.24297/ijct.v7i2.3464