EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER. (2014).
INTERNATIONAL JOURNAL OF COMPUTERS &Amp; TECHNOLOGY
,
12
(5), 3452–3463. https://doi.org/10.24297/ijct.v12i5.2915