(1)
Vancea, A.; Ciaca, M.; Avornicului, M. Loop Structures Optimization and Reordering for Efficient Parallel Processing. IJCT 2015, 15, 6379-6393.