Jain, S.; Chatterjee, A. K. Nand Gate Architectures for Memory Decoder. IJCT 2013, 7, 610-614.