(1)
EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER.
IJCT
2014
,
12
, 3452-3463.