A S, A. A. A Cost Effective DVI Interface on Virtex-5 FPGA Through Verilog HDL. IJCT 2014, 13, 4230-4236.