(1)
Nand Gate Architectures for Memory Decoder. IJCT 2013, 7 (2), 610-614. https://doi.org/10.24297/ijct.v7i2.3464.