A Cost Effective DVI Interface on Virtex-5 FPGA Through Verilog HDL. IJCT 2014, 13 (2), 4230-4236. https://doi.org/10.24297/ijct.v13i2.2905.