Sathish, S. and Lakshminarayana, C. 2012. Low Power/ High Speed Design in VLSI with the application of Pipelining and Parallel processing. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY. 2, 3 (Jun. 2012), 96–101. DOI:https://doi.org/10.24297/ijct.v2i3b.2699.