Jain, S. and Chatterjee, A.K. 2013. Nand gate architectures for memory decoder. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY. 7, 2 (Jun. 2013), 610–614. DOI:https://doi.org/10.24297/ijct.v7i2.3464.