A S, A.A. 2014. A Cost Effective DVI interface on Virtex-5 FPGA Through Verilog HDL. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY. 13, 2 (Apr. 2014), 4230–4236. DOI:https://doi.org/10.24297/ijct.v13i2.2905.